Q1 Known Good Substrates Technical Report

CONTRACT/PR NO. N00014-07-C-0918 Dow Corning Corporation

Quarterly Technical Report

Reporting Period: 1 Sept 2007 – 30 Nov 2007

Executive Summary

The Known Good Substrates (KGS) Phase II program was initiated 1 September 2007. There was a delay between the Phase I program end of over 6 months. All Phase II subcontractors were under contract by December 2007. Appendix 1 shows the subcontractors and their focus areas in the program.

Technical Progress

The following table documents the key program end metric goals.

Metric	50 th Percentile	20 th Percentile
MPD distribution 4H	10	5
n+ 76 mm diameter		
(cm ⁻²)		
MPD distribution 4H	20	10
n+ 100 mm diameter		
(cm ⁻²)		
Net scratch length by	40	20
LLS relative to wafer		
diameter (%)		
Equivalent Epitaxy	<10	<5
Defect Density 76 mm		
diameter (cm ⁻²)		
Epitaxy Doping Target	+/- 25%	+/-10%
Accuracy		
Epitaxy Doping	35%	10%
Variation within wafer		
(Max-Min/Min, %)		
Substrate Resistivity	0.025	0.020
Maximum 4H n+ 76mm		

Progress Against Metrics

The following charts show early progress against the program metrics. Due to extended processing cycles, data tends to become available 4-6 weeks in the rears.

REPORT DOCUMENTATION PAGE

Form Approved OMB No. 0704-0188

The public reporting burden for this collection of information is estimated to average 1 hour per reponse, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.

PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.

PLEASE DO NOT RETURN YOUR F	OKM TO THE ABOVE AD			
1. REPORT DATE (DD-MM-	2. REPORT TYPE	3. DATES COVERED (From-To)		
<i>YYYY</i>) 01-03-2008	Technical Report	09-01-2007 to 11-30-2007		
4. TITLE AND SUBTITLE		5a. CONTRACT NUMBER		
Q1 Known Good Substrate	s Technical Report	N00014-07-C-0918		
		5b. GRANT NUMBER		
		5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S) Labeda Mark Carlson Frie Chung Gilyang		5d. PROJECT NUMBER		
Loboda, Mark; Carlson, Eric; Chung, Gilyong; Russell, Brian		5e. TASK NUMBER		
		5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZAT ADDRESS(ES)	ION NAME(S) AND	8. PERFORMING ORGANIZATION REPORT NUMBER N/A		
Dow Corning Corporation		11/11		
2200 West Salzburg Rd, P.O. Bo	x 994			
Midland, MI 48686-0994				
9. SPONSORING/MONITORING	G AGENCY NAME(S)	10. SPONSOR/MONITOR'S ACRONYM(S)		
AND ADDRESS		ONR (Office of Naval Research)		
Office of Naval Research		11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
875 North Randolph St. Suite 14	25			
Attn: Paul Maki, Code: 312				
Arlington, VA 22203-1995				
12. DISTRIBUTION/AVAILABI	LITY STATEMENT			

Unclassified/Unlimited

13. SUPPLEMENTARY NOTES


14. ABSTRACT


The Known Good Substrates (KGS) Phase II program was initiated 29 August 2007. Wafer, epitaxy, modeling and metrology work has been the main focus of efforts in Q1. This technical report summarizes the progress by all team members against the tasks and milestones.


15. SUBJECT TERMS


SiC wafer, SiC epitaxy, SiC material metrology


16. SECURIT	Y CLASSIFICATIO	N OF: U	17.LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES	19a. NAME OF RESPONSIBLE PERSON Mark Loboda
a. REPORT U	b. ABSTRACT U	c. THIS PAGE U		6	19b. TELEPHONE NUMBER (989) 496-6249














With respect to metrics, MPD values are tracking down toward goals, polishing defects oscillate about goals. Resistivity is in range and epitaxy defectivity moving down toward goals. 4H n+ 100 mm and 4H UID 76mm growths are performed at about a 1:10 ratio to 4H n+ 76mm crystal growths. Details by task follow:

Task 1: SiC Wafers Products

Highlights:

Pareto analysis performed on bulk SiC growth monthly has identified problems
with the formation of pinholes as a primary defect. Failure analysis, and modeling
at DCCSS identified undesirable radial gradient in the reaction cell resulted in
pinhole and cluster micropipe formation at crystal perimeter. Alterations to the
reaction cell were implemented in October. Results obtained on first dozen
growths show desired improvements. Early results of MPD data for November are
now tracking close to 10/cm2.

Roadblocks:

• Pinhole problems in crystal growths during Sept limited material available for use in program. Supply of wafers into epitaxy for KGS projects is about 6-8 weeks behind schedule. Wafers stock is now replenishing and epitaxy growths for delivery of wafers to subs will begin in late December.

Task 2: Continuous Improvements in SiC Substrates

Highlights

- UID 4H material achieved ~5x10¹⁵ cm³ nitrogen concentration by SIMS measurements.
- Next generation SiC crystal growth process under development for the past year at DCCSS is now moving to pilot scale volume (4-10 runs/month). Initial MPD values are <5/cm2 on several crystals. Mosaicity and lattice curvature appear to be improving 2x per run. The new process also exhibits significantly more efficient nitrogen incorporation and can help to meet program resistivity reduction targets.
- Detailed measurements and models made of the growth furnace RF heat source show routes to improve growth variability. Results will be fed into the SiC growth mathematical model to improve the accuracy of the model relative to growth data.

Roadblocks

• While consistently low N and B levels are found in DCCSS 4H undoped SiC, levels consistent with semi-insulating SiC, material yields to electrical specifications vary significantly. Support from partners will be used to see if the variations can be traced to inconsistent concentrations of deep level impurities.

Task 3: Metrology for Wafer Specifications.

Highlights

- Thick (100+ um) CVT grown epilayer films were deposited on 76mm C-face 4H n+ substrates. Growth rates were nominally 50 um/hr. Microwave photoconductive decay tests were performed and show lifetimes of about 1.15 µsec with the uniformity of 9% (sigma/mean) and indicate low concentration of deep centers in CVT materials. We believe these are high lifetime values based on reports in the literature, especially considering the high growth rates.
- Laser light scattering (LLS) image analyses algorithms used to assess post epitaxy defect impact on epiwafers have now been applied to bare wafers. Strong correlations with MPD are observed and when the data is compared to post epitaxy it is now possible to get better assessment of the defects which emerge during epitaxy. This method can be applied now to every wafer and allow us to gain a large statistical dataset which can be used to better screen incoming bare wafers and also assess performance of epitaxy.

Task 4: Device Technology Maturation

MOS and SBD characterization

- The ratio of the generation to recombination lifetime is much different in SiC compared to Si. Activation energy calculated from SiC generation lifetimes shows that traps with energy levels near mid-gap dominate the generation lifetime. Comparison of both generation and recombination lifetimes and dislocation counts measured in the device area show no correlation in either case.
- Local surface defect patches can account for large generation lifetime variations at the constant dislocation density. Schottky barrier height and ideality factor variations from SBD tests supports local lower barrier height are associated with the patches of defects.


Progress Toward Milestones for End of Program (Sub-bullets are progress this quarter)

- Correlation Maps of PiN forward IV characteristics and recombination lifetime
- Correlation of PiN forward IV characteristics and n+ epitaxial buffer layer/MP blocking
- Primary SiC material defect limiting PiN performance (Roadmap input GeneSiC)
 - o Epiwafers in device fabrication
- SiC materials parameter assessed as most important for SIT performance improvements based on wafer probe data (Roadmap input NGES)
 - o Wafers in polish line, growths due in early January
- SiC materials parameter assessed as most important for SBD performance improvements based on wafer probe data (Roadmap input Microsemi)

- Ten of twenty wafers complete and in queue for epi MPD ranges 11-14/cm2 which is the lowest range of any epiwafer group produced by DCCSS
- Generational improvement of 4H SiC wafer crystal quality summarized by XRT and MPD analysis
 - o Growths in progress
- Assessment of oxide quality for 76mm/100mm 4H epiwafers and link to generation lifetime
 - o Epiwafers to ship to subcontractors in January

Schedule

A detailed description of achievements and progress against milestones and deliverables was provided above. The project schedule is provided below as an overview of the progress against the high level tasks on the program. Progress is on track in all areas. Expect to see subcontractor activities really ramp up beginning in December.



Program Management

Efforts in Q1 have focused on ramping up internal activities as well as negotiating subcontract agreements. Six of nine subcontracts were in place in Q1 with the final three agreements expected to be in place early in Q2. Epi reactor materials have been ordered and some subcontractor invoices have started to come in for processing.

Appendix 1: KGS Subcontractors and Quarterly Progress Points

Subcontractor	Area of Focus	Progress This Quarter
Northrup Grumman	J-SIT fabrication and	Contract negotiations near
Electronics Systems	testing	completion, epi
		specifications
		communicated
Microsemi	SBD fabrication and testing	Now under contract, epi
		specifications
		communicated
GeneSiC Semiconductors	PiN diode fabrication and	Now under contract, epi
	testing	wafers delivered
SUNY – Stoney Brook	Crystal Structure of SiC	Performing first rounds of XRT tests on PVT material
Arizona State University	SiC Oxides, carrier lifetime	Completing comparison of
	and device failure analysis	barrier height tests pre and
	·	post oxidation
Fluxtrol	Modeling and design of	Modeling of coil design on
	high uniformity induction	PVT furnace shows about
	heating systems	10-15% in power density
		exists across furnaces used
		in program. Now designing
		alterations to coils to reduce
		variations.
NRL	SiC Oxides, Epitaxy,	LTPL data shows mid-year
	Lifetime testing, materials	4H SiC growths exhibits
	testing, device testing	spectral signature
		comparable to benchmark
amp		semi-insulating SiC.
STR	Modeling of CVD and PVT	Initiated modeling of
	SiC Growth Processes	epitaxy process and PVT
		growth variations due to
		coil variations.

Publications

Charge Bursts through Dielectric Layers of 4H-SiC/SiO $_2$ Metal Oxide Semiconductor Capacitors - M.J. Marinella, D.K. Schroder, G.Y. Chung, M.J. Loboda, T. Isaacs-Smith, and J.R. Williams – ONR Approval 43-583-07,

- Submitted to IEEE Int'l Reliability Physics Symposium